• Breaking News

    Wednesday, February 10, 2021

    Home Unlabelled Minimal implementation of SSD: Single Shot MultiBox Detector Computer Science

    Minimal implementation of SSD: Single Shot MultiBox Detector Computer Science

    February 10, 2021

    Minimal implementation of SSD: Single Shot MultiBox Detector Computer Science

    Minimal implementation of SSD: Single Shot MultiBox Detector

    Posted: 09 Feb 2021 05:41 PM PST

    How much phisical space would take a modern CPU die if it were built with normal size electronic components?

    Posted: 10 Feb 2021 02:45 AM PST

    I recently saw the video of the MOnSter 6502 and this question came to my mind. If anyone wanted to build a modern CPU with non nanometric components, how much flat area would be necessary to actually reproduce all the die components? I don't now if there is an answer I just thought it was interesting, asd

    submitted by /u/thepalm_99
    [link] [comments]

    Is it possible to find out the iteration number of a LCG, knowing it's parameters?

    Posted: 09 Feb 2021 10:12 AM PST

    As the title states, if the parameters a, c, m and seed of a LCG ( x[i] = (x[i-1] * a + c) mod m ) are know, given any value of x, is it possible to determine at what step the value first occurs? Without running the LCG, of course.

    submitted by /u/JayDaltonBelfort
    [link] [comments]

    Making a Widget for Windows 10

    Posted: 09 Feb 2021 11:54 AM PST

    I'm trying to create a widget for my personal use and I was wondering if any of you could give me advice on what language to use or generally where to get started. Any help would be appreciated thanks.

    submitted by /u/dg2103
    [link] [comments]

    Is sequential consistency equivalent to performing memory accesses by a processes in program order and performing each memory access atomically?

    Posted: 09 Feb 2021 05:16 AM PST

    In Fundamentals of Parallel Multicore Architecture, by Yan Solihin, p304 defines sequential consistency memory model:

    Overall, we can express programmers' implicit expectation of memory access ordering as: memory accesses coming out of a processor should be performed in program order, and each of them should be performed atomically. Such an expectation was formally defined as the sequential consistency (SC) model. The following is Lamport [37]'s definition of sequential consistency:

    A multiprocessor is sequentially consistent if the result of any execution is the same as if the operations of all the processors were executed in some sequential order, and the operations of each individual processor occur in this sequence in the order specifed by its program.

    where the atomicity of memory accesses is defined on p303 as

    an expectation that each memory access occurs in an instant, without being overlapped with other memory accesses. In the example, the expectation assumes that when process P0 writes to shared variable x, the write is instantly propagated to both processes P1 and P2.

    I was wondering if sequential consistency is equivalent to the combination of

    • "memory accesses coming out of a processor should be performed in program order", and
    • "each of them should be performed atomically"?

    I guess yes because "each of them should be performed atomically" is required by SC and its "instant write propagation" seems to guarantee "the result of any execution is the same as if the operations of all the processors were executed in some sequential order". But I can't prove or disprove my suspision.

    Thanks.

    submitted by /u/timlee126
    [link] [comments]

    Things you Should Know about Bitcoin

    Posted: 09 Feb 2021 07:00 AM PST
    Read more
    at

    No comments:

    Post a Comment